## (19) World Intellectual Property Organization International Bureau

Organization
temational Bureau

OMPI



## . 1 TO 1 1 TO

(43) International Publication Date 24 July 2003 (24.07.2003)

PCT

## (10) International Publication Number WO 2003/060727 A3

- (51) International Patent Classification7: G06F 13/42, 1/04
- (21) International Application Number:

PCT/IB2002/005204

- (22) International Filing Date: 6 December 2002 (06.12.2002)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 02075578.1

2 January 2002 (02.01.2002) EP

- (71) Applicant (for all designated States except US): KONIN-KLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): KESSELS, Jozef, L., W. [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL): PEETERS, Adrianus, M., G. [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). WIELAGE, Paul [NL/NL]; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (74) Agent: GROENENDAAL, Antonius, W., M.; Philips Intellectual Property & Standards, Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).


- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

## Published:

- with international search report
- (88) Date of publication of the international search report:
  11 March 2004

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: INFORMATION EXCHANGE BETWEEN LOCALLY SYNCHRONOUS CIRCUITS



(57) Abstract: A locally synchronous circuit module has a delay circuit having and input and output coupled to a clock input. The delay circuit provides a delay which when incorporated in a clock oscillator ensures a clock period that is at least as long as needed to transfer information between the storage elements. A handshake circuit is provided for generating handshake signals for timing information transfer between the locally synchronous circuit module and a further circuit. The handshake circuit comprises the delay circuit, so that at least part of the handshake signals during a handshake transaction are timed by travelling through the delay circuit and are applied to the clock input to clock the locally synchronous circuit module.



A. CLASSIF IPC 7	GO6F13/42 GO6F1/04		
According to	International Patent Classification (IPC) or to both national classificat	ion and IPC	
	SEARCHED		
Minimum do IPC 7	cumentation searched (classification system followed by classification $G06F$	n symbols)	
Documental	ion searched other than minimum documentation to the extent that su	ch documents are included in the fields se	arched
Electronic da	ata base consulted during the international search (name of data bas	e and, where practical, search terms used	)
EPO-In	ternal, COMPENDEX, INSPEC, PAJ, IBM-	TDB, WPI Data	
C. DOCUMI	ENTS CONSIDERED TO BE RELEVANT		
Category °			Relevant to claim No.
Ρ,Χ	JOEP KESSELS, AD PEETERS, PAUL WIELAGE, SUK-JIN KIM: "Clock Synchronization through Handshake Signalling" PROCEEDINGS OF THE EIGHT INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND		1–10
	SYSTEMS (ASYNC'02), 8 - 11 April 2002, pages 1-10, XP002259849		
	the whole document	,	
	-	-/	
			,
			<u> </u>
X Fur	ther documents are listed in the continuation of box C.	Patent family members are listed	l in annex.
		*T* tater document published after the into or priority date and not in conflict with	the application but
*A* document defining the general state of the art which is not considered to be of particular relevance     *E* earlier document but published on or after the international		cited to understand the principle or theory underlying the invention  X* document of particular relevance; the claimed invention	
filing date "I" document which may throw doubts on priority claim(s) or		cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone  'Y' document of particular relevance; the claimed invention	
'O' docum	on or other special reason (as specified) nent referring to an oral disclosure, use, exhibition or means	cannot be considered to involve an in document is combined with one or m ments, such combination being obvice	oventive step when the ore other such docu-
the document published prior to the international filling date but		in the art. 8° document member of the same patent family	
Date of the	actual completion of the international search	Date of mailing of the international se	earch report
3	30 October 2003	22/12/2003	
Name and mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2  NL - 2280 HV Rljswijk		Authorized officer	
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		Pfab, S	

		PC1/ 302/05204
C.(Continu	ption) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	BORMANN D S ET AL: "Asynchronous wrapper for heterogeneous systems" COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, 1997. ICCD '97. PROCEEDINGS., 1997 IEEE INTERNATIONAL CONFERENCE ON AUSTIN, TX, USA 12-15 OCT. 1997, LOS ALAMITOS, CA, USA, IEEE COMPUT. SOC, US, 12 October 1997 (1997-10-12), pages 307-314, XPO10251752 ISBN: 0-8186-8206-X the whole document	
A	MUTTERSBACH J ET AL: "Globally-asynchronous locally-synchronous architectures to simplify the design of on-chip systems" ASIC/SOC CONFERENCE, 1999. PROCEEDINGS. TWELFTH ANNUAL IEEE INTERNATIONAL WASHINGTON, DC, USA 15-18 SEPT. 1999, PISCATAWAY, NJ, USA, IEEE, US, 15 September 1999 (1999-09-15), pages 317-321, XP010360322 ISBN: 0-7803-5632-2 the whole document	
A	MUTTERSBACH J ET AL: "Practical design of globally-asynchronous locally-synchronous systems"  ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, 2000. (ASYNC 2000).  PROCEEDINGS. SIXTH INTERNATIONAL SYMPOSIUM ON EILAT, ISRAEL 2-6 APRIL 2000, LOS ALAMITOS, CA, USA, IEEE COMPUT. SOC, US, 2 April 2000 (2000-04-02), pages 52-59, XP010377337  ISBN: 0-7695-0586-4 the whole document	